

# DDR2 SDRAM TECHNOLOGY

---

**CAUTION**

This document describes new functions that have been added to DDR2 SDRAM.

For details about the functions, refer to the corresponding data sheet, user’s manual, or technical note.

In addition, operation and the numerical value that appear in this manual show the example of reference.

**1. 4-bit Prefetch**

DDR2 SDRAM achieves high-speed operation by 4-bit prefetch architecture.

In 4-bit prefetch architecture, DDR2 SDRAM can read/write 4 times the amount of data as an external bus from/to the memory cell array for every clock, and can be operated 4 times faster than the internal bus operation frequency.

- External clock frequency = 2 times faster than internal bus operation frequency
- Double data rate output = 2 times faster than external clock frequency

A comparison between DDR2 SDRAM, DDR SDRAM, and SDR SDRAM with a DRAM core operating frequency of 133MHz is shown below.

**Table 1-1 Comparison between DDR2 SDRAM, DDR SDRAM, and SDR SDRAM**

Item	DDR2 SDRAM	DDR SDRAM	SDR SDRAM
Prefetch	4-bit	2-bit	1-bit
Internal bus operating frequency	133MHz	133MHz	133MHz
External clock frequency	266MHz	133MHz	133MHz
Data bus speed	533Mbps	266Mbps	133Mbps




Figure 1-1 Comparison between DDR2 SDRAM, DDR SDRAM, and SDR SDRAM

## 2. ODT (On Die Termination)

In DDR2 SDRAM, the mount termination register conventionally mounted on the motherboard is incorporated inside the DRAM chip.

The DRAM controller can set the termination register for each signal (data I/O, differential data strobe, and write data mask) on and off.

- Improved signal integrity by controlling reflected noise on the transfer line.
- Reduction of parts costs by reducing the parts counts on the motherboard.
- Easier system design by eliminating the complicated placement and routing for the termination register.




Figure 2-1 Comparison between Motherboard Termination and On Die Termination

### 3. OCD (Off-Chip Driver) Calibration

DDR2 SDRAM improves signal integrity by OCD calibration. In OCD calibration, the I/O driver resistance is set to adjust the voltage to equalize the pull-up/pull-down resistance.

- Improved signal integrity by minimizing DQ-DQS skew.
- Improved signal quality by controlling the overshoot and undershoot.
- Absorbing process variations from each DRAM supplier by I/O driver voltage calibration.




Figure 3-1 Comparison between “Without OCD Calibration” and “With OCD Calibration”

### 4. Posted CAS & Additive Latency (AL)

In a posted CAS operation, a CAS signal (read/write command) can be input to the next clock after RAS signal (active command) input. The CAS command is held by the DRAM side and executed after the additive latency (0, 1, 2, 3, and 4)

- Easier controller design by avoiding collision on the command bus.
- Improved command and data bus efficiency due to simple command order.
- Improved practical memory bandwidth without bubble.




Figure 4-1 Comparison between Normal Operation and Posted CAS Operation

The information in this document is current as August, 2005. The information is subject to change without notice.

#### NOTES FOR CMOS DEVICES

##### ① PRECAUTION AGAINST ESD FOR MOS DEVICES

Exposing the MOS devices to a strong electric field can cause destruction of the gate oxide and ultimately degrade the MOS devices operation. Steps must be taken to stop generation of static electricity as much as possible, and quickly dissipate it, when once it has occurred. Environmental control must be adequate. When it is dry, humidifier should be used. It is recommended to avoid using insulators that easily build static electricity. MOS devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work bench and floor should be grounded. The operator should be grounded using wrist strap. MOS devices must not be touched with bare hands. Similar precautions need to be taken for PW boards with semiconductor MOS devices on it.

##### ② HANDLING OF UNUSED INPUT PINS FOR CMOS DEVICES

No connection for CMOS devices input pins can be a cause of malfunction. If no connection is provided to the input pins, it is possible that an internal input level may be generated due to noise, etc., hence causing malfunction. CMOS devices behave differently than Bipolar or NMOS devices. Input levels of CMOS devices must be fixed high or low by using a pull-up or pull-down circuitry. Each unused pin should be connected to  $V_{DD}$  or GND with a resistor, if it is considered to have a possibility of being an output pin. The unused pins must be handled in accordance with the related specifications.

##### ③ STATUS BEFORE INITIALIZATION OF MOS DEVICES

Power-on does not necessarily define initial status of MOS devices. Production process of MOS does not define the initial operation status of the device. Immediately after the power source is turned ON, the MOS devices with reset function have not yet been initialized. Hence, power-on does not guarantee output pin levels, I/O settings or contents of registers. MOS devices are not initialized until the reset signal is received. Reset operation must be executed immediately after power-on for MOS devices having reset function.

CME0107

The information in this document is subject to change without notice. Before using this document, confirm that this is the latest version.

No part of this document may be copied or reproduced in any form or by any means without the prior written consent of Elpida Memory, Inc.

Elpida Memory, Inc. does not assume any liability for infringement of any intellectual property rights (including but not limited to patents, copyrights, and circuit layout licenses) of Elpida Memory, Inc. or third parties by or arising from the use of the products or information listed in this document. No license, express, implied or otherwise, is granted under any patents, copyrights or other intellectual property rights of Elpida Memory, Inc. or others.

Descriptions of circuits, software and other related information in this document are provided for illustrative purposes in semiconductor product operation and application examples. The incorporation of these circuits, software and information in the design of the customer's equipment shall be done under the full responsibility of the customer. Elpida Memory, Inc. assumes no responsibility for any losses incurred by customers or third parties arising from the use of these circuits, software and information.

##### [Product applications]

Elpida Memory, Inc. makes every attempt to ensure that its products are of high quality and reliability. However, users are instructed to contact Elpida Memory's sales office before using the product in aerospace, aeronautics, nuclear power, combustion control, transportation, traffic, safety equipment, medical equipment for life support, or other such application in which especially high quality and reliability is demanded or where its failure or malfunction may directly threaten human life or cause risk of bodily injury.

##### [Product usage]

Design your application so that the product is used within the ranges and conditions guaranteed by Elpida Memory, Inc., including the maximum ratings, operating supply voltage range, heat radiation characteristics, installation conditions and other related characteristics. Elpida Memory, Inc. bears no responsibility for failure or damage when the product is used beyond the guaranteed ranges and conditions. Even within the guaranteed ranges and conditions, consider normally foreseeable failure rates or failure modes in semiconductor devices and employ systemic measures such as fail-safes, so that the equipment incorporating Elpida Memory, Inc. products does not cause bodily injury, fire or other consequential damage due to the operation of the Elpida Memory, Inc. product.

##### [Usage environment]

This product is not designed to be resistant to electromagnetic waves or radiation. This product must be used in a non-condensing environment.

If you export the products or technology described in this document that are controlled by the Foreign Exchange and Foreign Trade Law of Japan, you must follow the necessary procedures in accordance with the relevant laws and regulations of Japan. Also, if you export products/technology controlled by U.S. export control regulations, or another country's export control laws or regulations, you must follow the necessary procedures in accordance with such laws or regulations.

If these products/technology are sold, leased, or transferred to a third party, or a third party is granted license to use these products, that third party must be made aware that they are responsible for compliance with the relevant laws and regulations.

M01E0107